• nanook@friendica.eskimo.com
    link
    fedilink
    arrow-up
    1
    arrow-down
    8
    ·
    1 day ago

    @teppa Interface between chiplets still introduces latency. Perhaps photonics will eventually overcome this but it is currently an issue with chiplet designs.